

<b>Notice of References Cited</b>	Application/Control No. 10/092,006		Applicant(s)/Patent Under Reexamination WATANABE ET AL.	
	Examiner Anil Khatri		Art Unit 2191	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,754,895	06-2004	Bartel et al.	717/171
*	B	US-6,931,637	08-2005	Lee et al.	717/168
*	C	US-6,704,933	03-2004	Tanaka et al.	725/132
*	D	US-5,881,327	03-1999	Yoshida, Yutaka	396/207
*	E	US-7,050,337	05-2006	Iwase et al.	365/189.05
*	F	US-6,282,583	08-2001	Pincus et al.	713/375
*	G	US-7,062,765	06-2006	Pitzel et al.	717/177
*	H	US-7,051,325	05-2006	Choi et al.	717/168
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Manassiev et al, "Exploitiing distributed version concurency in a transactional memory cluster", ACM PPOPP pp 198-208, 2006			
	V	Borgatti et al, "A reconfigurable signal processing IC with embaded FPGA and lulti port flash memeory", ACM DAC, pp 691-695, 2003			
	W	Bernardi et al, A P1500 compatibale programmbale BIST approach for the test of embabde flash memories", IEEE DATE, , pp 1-6, 2003			
	X	✓ Sherwood et al, "Patchable instruction ROM architecture", ACM CASE, pp 24-33, 2001			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.